


DC-TO-DC CONVERTER CONTROL CIRCUITS

The SL34063A is a monolithic control circuit containing the primary functions required for DC-to-DC converters. These devices consist of an internal temperature compensated reference, comparator, controlled duty cycle oscillator with an active current limit circuit, driver and high current output switch. This series was specifically designed to be incorporated in Step-Down and Step-Up and Voltage-Inverting applications with a minimum number of external components.

FEATURES

- Operation from 3.0 V to 40 V Input
- Low Standby Current
- Current Limiting
- Output Switch Current to 1.5 A
- Output Voltage Adjustable
- Frequency Operation to 100 kHz
- Precision 2% Reference

FUNCTIONAL BLOCK DIAGRAM




MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	40	Vdc
Comparator Input Voltage Range	V _{IR}	-0.3 to +40	Vdc
Switch Collector Voltage	V _{C(switch)}	40	Vdc
Switch Emitter Voltage (V _{pin 1} = 40 V)	V _{E(switch)}	40	Vdc
Switch Collector to Emitter Voltage	V _{CE(switch)}	40	Vdc
Driver Collector Voltage	V _{C(driver)}	40	Vdc
Driver Collector Current (Note 1)	I _{C(driver)}	100	mA
Switch Current	I _{SW}	1.5	A
Power Dissipation and Thermal Characteristics			
Ceramic Package, U Suffix T _A = +25°C	P _D	1.25	W
Thermal Resistance	R _{θJA}	100	°C/W
Plastic Package, P Suffix T _A = +25°C	P _D	1.25	W
Thermal Resistance	R _{θJA}	100	°C/W
SOIC Package, D Suffix T _A = +25°C	P _D	625	mW °C/W
Thermal Resistance	R _{θJA}	160	W
Operating Junction Temperature	T _J	+150	°C
Operating Ambient Temperature Range	T _A	0 to +70	°C
Storage Temperature Range	T _{stg}	-65to+150	°C

SL34063A

ORDERING INFORMATION

Device	Temperature Range	Package
34063AD	0° to +70°C	SO-8
34063AP1		Plastic DIP



ELECTRICAL CHARACTERISTICS

($V_{CC} = 5.0\text{ V}$, $T_A = 0\text{ to }+70^\circ\text{C}$ unless otherwise specified.)

Characteristics	Symbol	Min	Typ	Max	Unit
OSCILLATOR					
Frequency ($V_{pin5} = 0\text{ V}$, $C_T = 1.0\text{ nF}$, $T_A = 25^\circ\text{C}$)	fosc	24	33	42	kHz
Charge Current ($V_{CC} = 5.0\text{ V to }40\text{ V}$, $T_A = 25^\circ\text{C}$)	Ichg	24	33	42	μA
Discharge Current ($V_{CC} = 5.0\text{ V to }40\text{ V}$, $T_A = 25^\circ\text{C}$)	Idischg	140	200	260	μA
Discharge to Charge Current Ratio (Pin7 to Vcc, $T_A = 25^\circ\text{C}$)	Idischg/Ichg	5.2	6.2	7.5	—
Current Limit Sense Voltage (Ichg = Idischg, $T_A = 25^\circ\text{C}$)	Vlpg(sense)	250	300	350	mV
OUTPUT SWITCH (Note 3)					
Saturation Voltage, Darlington Connection ($I_{SW} = 1.0\text{ A}$, Pins 1, 8 connected)	$V_{CE(sat)}$	—	1.0	1.3	V
Saturation Voltage ($I_{SW} = 1.0\text{ A}$, $R_{pin8} = 82\ \Omega$ to V_{CC} , Forced $\beta = 20$)	$V_{CE(sat)}$	—	0.45	0.7	V
DC Current Gain ($I_{SW} = 1.0\text{ A}$, $V_{CE} = 5.0\text{ V}$, $T_A = 25^\circ\text{C}$)	h_{FE}	50	120	—	—
Collector Off-State Current ($V_{CE} = 40\text{ V}$)	$I_C(off)$	—	0.01	100	μA
COMPARATOR					
Threshold Voltage ($T_A = 25^\circ\text{C}$) ($T_A = T_{LOW}$ to T_{HIGH})	Vth	1.225 1.21	1.25 —	1.275 1.29	V
Threshold Voltage ($T_A = 25^\circ\text{C}$) **	Vth	1.2375	1.25	1.2625	V
Threshold Voltage Line Regulation ($V_{CC} = 3.0\text{ V to }40\text{ V}$)	Regime	—	1.4	5.0	mV
Input Bias Current ($V_{in} = 0\text{ V}$)	I_B	—	-40	-400	nA
TOTAL DEVICE					
Supply Current ($V_{CC} = 5.0\text{ V to }40\text{ V}$, $C_T = 1.0\text{ nF}$, $V_{pin7} = V_{CC}$, $V_{pin5} > V_{th}$, Pin 2 = Gnd, Remaining pins open)	I_{CC}	—	2.5	4.0	mA

NOTES:

1. Maximum package power dissipation limits must be observed.
2. Low duty cycle pulse techniques are used during test to maintain Junction temperature as close to ambient temperature as possible
3. If the output switch is driven into hard saturation (non Darlington configuration) at low switch currents (< 300 mA) and high driver currents (>30 mA), it may take up to 2.0 μs to come out of saturation. This condition will shorten the off time at frequencies > 30 kHz, and is magnified at high temperatures. This condition does not occur with a Darlington configuration, since the output switch cannot saturate. If a non Darlington configuration is used, the following output drive condition is recommended:

Forced β of output switch = $I_C, output / (I_C, driver - 7.0\text{ mA}^*) > 10$

*The 100 Ω resistor in the emitter of the driver device requires about 7.0 mA before the output switch conducts

**Possible version for shipment